Lattice Semiconductor Corporation
Home > Products > CPLD > MachXO > Programmable sysIO Buffers

Programmable sysIO Buffers

See Also

The MachXO PLD family supports many single-ended and differential I/O standards. All the I/Os are arranged in 2 to 8 independent banks which have their own independent VCCIO supplies. I/O support includes:

Programmable sysIO block diagram
Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012