|
Affarii Limited and Lattice Semiconductor Corporation are providing wireless infrastructure vendors an unprecedented solution, integrated into a single low-power, low-cost LatticeECP3 FPGA device. The solution includes Digital Pre-Distortion (DPD), Crest Factor Reduction (CFR) and Digital Up/Down Converters (DUC/DDC). It delivers the lowest dynamic power for a programmable logic DPD solution at 400mW per antenna making it ideal for various wireless applications including WCDMA, LTE, WiMAX/WiBro, DVB-T/S/H. |
|
Watch a Demonstration of the RRH SolutionSee a short video of the low-power RRH platform demonstrating the CFR and DPD functions.
|
![]() |
Download Product Briefs |
|
Learn about the RRH Solution |
|
Evaluate the LatticeECP3 FPGA |
|
|
To download all files in a single package click here |
|
Next StepsFor a demonstration or pricing information, please contact your local Lattice Sales Office.
|
|