Lattice Semiconductor Corporation
Home > Products > Intellectual Property > Oregano Cores > IEEE 1588 - Syn1588 Clock_S Core

IEEE 1588 Syn1588®Clock_S Core

Documents & Downloads

Oregano Logo
Download the datasheet

The SYN1588®Clock_S IP-core provides highly accurate clock synchronization compliant to the IEEE 1588 standard version 1.0 and 2.0 for Industrial Ethernet applications. It provides a high resolution, high accuracy hardware clock which uses a 96-bit wide adder based clock architecture allowing supporting input clock frequencies in the range of 10 – 200 MHz. Furthermore the SYN1588 Clock_S comprises an MII-Scanner unit, which scans all Ethernet traffic in search for IEEE 1588 synchronization packets. Upon detection of any such packet it draws a 96-bit wide time stamp from the local clock and copies it together with status and identification data into a time-stamp FIFO.

Block Diagram

This diagram shows the Syn1588 Clock_S IP Core highlighted in green and how it is connected into the communication system.

 Oregano IEEE 1588 Syn1588 IP Core

Features

For a complete list of features, download the datasheet.

Applications

Implementation Results

The following are typical performance and utilization results.

Device Speed grade  Slices   LUTs    REGs   EBRs fMAX (MHz)

XP

-7

1668

1954

1726

4

75

XP2

-7

1552

1968

1591

4

125

Evaluation and licensing terms

Please contact Oregano directly at: http://www.oregano.at/eng

Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012