Lattice Semiconductor Corporation
Home > Products > Intellectual Property > Reference Designs > Supervisor, WDT and Reset Generation with ProcessorPM

Supervisor, WDT and Reset Generation with ProcessorPM

Lattice Reference DesignsThe ProcessorPM (ispPAC-POWR605) device is shipped from the factory preprogrammed with a design that provides three processor/DSP support functions: voltage supervision, watchdog timer, and reset generator. ProcessorPM is provided preprogrammed so that designers can take advantage of a fully functioning Power Manager design similar to that of a factory set off-the-shelf reset or supervisor IC.

This reference design has two output functions: reset generation and watchdog timer. The behavior of these two outputs is controlled by the condition of the six analog voltage monitor (VMON) inputs, two input pins, and the status of three configuration pins.

Features

RD1056 Block Diagram

 

Tested Devices* Macrocells Product Terms VMONs I/Os Timers Revision
ProcessorPM-POWR605 13 52 6 7 4 1.0

 

PDF file download design documentation (RD1056)

 

EXE files download source code

 

* May work in other devices as well.

Note: The performance and design sizes shown above are estimates only. The actual results may vary depending upon the chosen parameters, timing constraints, and device implementation. See the design's documentation for details. All coding and design work was done on a PC platform unless noted otherwise.

 

ProcessorPM Dev Kit
Legal | Privacy Policy | Press | Careers | Investor Relations | Contact Us | Site Map | | Follow us  Lattice Semiconductor on Facebook  Lattice Semiconductor on Twitter  Lattice Semiconductor on YouTube  © Lattice Semiconductor Corporation 2012